Hardwarehoftware partition is a critical phase in hardwarehoftware co-design. This paperproposes a hybridpartitioning framework, in which we design a set of protocol converters to construct the interface component between the hardware and software components, and reuse the formerly well-built partitioning rules by introducing protocol converters and rewriting them for this hybrid framework. The hardware components generated by our partitioning process are coded directly in Verilog HDL, which will greatly facilitate the further compilation from it down to netlists.
Introduction
Hardwarehoftware co-design is a design technique which delivers computer systems comprising hardware and software components. A critical phase of co-design process is to partition the specification into hardware and software parts. Meanwhile, an interface component should be adopted to deal with the interactions between these parts.
Recently, some works have suggested the use of formal methods for the partitioning process [ 1,3, 151. Balboni et a1 ([I] ) adopt Occam as an internal model for the system exploration and partitioning strategy. Cheung ([3]) pursues the structural transformation and verification within the functional programming framework. However, neither has pro-* Partially supported by NNSFC No. 69873003 ton leave from East China Normal University vided a formal proof for the correctness of the partitioning process. In [15], Silva et a1 provide a formal strategy for carrying out the splitting phase automatically, and presents an correctness proof. However, their splitting phase delivers many simple processes, and it's rather difficult to cluster and join these small processes into the target hardware and software components. Furthermore, additional channels and local variables introduced in the splitting to accommodate huge number of parallel processes actually increase the data flow between the hardware and software components.
Our former work ([13]) proposes a formal partitioning approach to hardware/software partition within a high-level communicating language, where both the hardware and software components are coded in the language. Due to this fact, an obvious gap exists in compiling the hardware specification down to netlists. In this paper, we'll bridge this gap by partitioning the system's specification into a software component coded in a high-level communicating language, a hardware component coded in a hardware description language (such as, Verilog), and as well an interface component to manage the interactions between hardware and software. A hardware component of this form will facilitate hardware compilation. Rather than construct all these components and the partitioning rules from scratch and then verify them in program algebra, we define a set of protocol converters (inspired by [2] ), from which we obtain the interface component. Moreover, we derive new partitioning rules directly from those ones in [ 131 by introducing protocol converters and rewriting them. We prove the correctness of the protocol converters by the algebra for hybrid programming languages ( [4] ), which ensures the correctness of all the new partitioning rules.
The algebraic approach advocated in this paper has been successfully employed in the ProCoS project on "Provably Correct Systems" [8, The remainder of this paper is organized as follows. Section 2 retrospects the original hardware/software partitioning framework and points out those parts that can be reused in the work presented here. Section 3 proposes the hybrid partitioning framework and poses the underlying architecture. In section 4, we define the protocol converters and provide the theoretical foundation for them. Section 5 shows how to gain the new partitioning rules from the original ones. A simple conclusion is presented in section 6.
Original Framework for Hardwarehoftware Partitioning
This section is a brief introduction to our approach on hardwarekoftware partitioning proposed in [ 131, which provides shades of results that can be reused, and can be regarded as a starting point of this work.
The hardware/software partitioning approach is pursued within a parallel communicating language, denoted by L, which contains the following syntactic elements:
1. Sequential Process:
S ::= PC (primitive command) 
Parallel Program:
P ::= S I P 11 P I v a r x o P In later discussions, we adopt Vur(P) and Chan c? x P ) to denote the set of variables and-channels employed by P , respectively.
Our former hardware/software partitioning process is illustrated in Figure l syntax-based partitioning rules has been developed to partition the specification into hardware and software components. It is required that both the hardware and software components satisfy the handshaking protocol [9, 101 and enjoy specially-chosen forms of our language C.
The software component is chosen from the sequential subset of C. It is a member of the set of processes C P ( B ) , for a given set of channels B = {crj,caj 1 j E I), where the set C P ( B ) is the minimal set generated by following rules:
(1). a communicating process C, which does not use any
(2). crj ! e ; C ; caj ? x , where C is a member of C P ( B ) not interacting via any channel in B. which passes the request along a channel cri into the corresponding channel cr:, then delivers the acknowledgement from a channel cui back into cui. The notion c-c means "from channel-based to channel-based".
The syntax-based hardwarekoftware partitioning rules were developed in two different styles: the bottom-up and top-down one. We illustrate some as follows.
Bottom-up Rule for Sequential Composition
Split,($, Ci, D ) , i = 1 , 2 Vur(S1) = Vur(S2) Chun(C1) = Chun(C.2) SplitB(S1;S2, C 1 ; c 2 , D )
Bottom-up Rule for Conditional
SplitB(Si, Ci, D ) , i = 1 , 2 Var(S1) = Var(S2) Chan(C1) = Chan(C.2) Var(b) E Var(C1) Split,( if b S I else 5'2, if b C1 else C2, D )
Bottom-up Rule for Iteration

SplitB(S, C , D ) V&(b) Vur(C) Split,( while b S , while b C, D )
Bottom-up Rule for Non-deterministic Choice
Top-down Rule for Sequential Composition
splitBi(Si, Ci, D i ) , i = I, 2 V a r ( S 1 ) = Var(S.2) Chan(S1) = Chan(S2) consist(Dl,D2)
S P~~~B ,~B , ( S I ; S~,
Cl;C2, union(DI,D2))
Top-down Rule for Conditional
Split,, (Si, Ci, Di), i = 1 , 2
where the predicate Split,(S, C, D ) is defined in [13] , which specifies that the process with C and D in parallel is a refinement of the specification S , the predicate consist( D1 , D2) indicates that D1 and D2 employ the same set of variables and the same set of external channels, i.e., the channels not used for communications with the software component. union(D1, D2) represents a digital device providing the union set of services supplied by both D1 and
The complete set of rules can be reached in [13] . Based on those rules and the new interface we will construct, we can generate the new partitioning rules within a hybrid parallel language framework, where the software component is written in a high level communicating language as above, however, the hardware component is coded within a hardware description language (HDL) as Verilog, which will facilitate the hardware synthesis.
The Hybrid Partitioning Architecture
This section presents our hybrid partitioning framework, in which we will partition a specification coded in the sequential subset of L: into three components: a software component owning the same form as that in our former work, a hardware component written in the Verilog HDL, and an interface component to tackle the interactions between hardware and software.
It is worth noting that the hardware and software component will adopt different communicating mechanisms, the signal-based communicating mechanism and the channelbased one respectively. Due to this fact, the partitioning framework is called hybrid( [4] ), and the interface component proves to be critical in the sense that it transforms information between two processes under different protocols.
For ease of understanding, we give the source language and the target ones separately, instead of the whole framework. Our source language is the sequential subset of the language L: defined in Section 2.
The software component generated by our partitioning process will own the same form as that in the original framework, i.e, will be a member of the set of communicating processes C P ( B ) , for the given channel set B as defined earlier, which communicates with the environment via communications on channels.
However, the hardware component delivered by our partitioning process will enjoy a quite different form from that in the approach described in Section 2. It will be a specially chosen process from Verilog HDL, rather than a process in
L.
Given a set of signal variables E = {eri,eai I i E I } U { ter}, and a set of data variables V = { x i , yi I i E I } , we define a set of processes D ( E , V), which is composed by processes of the following form: where @eri and -+ eai are respectively an input signal and an output signal in Verilog. The signal ter is used for synchronized termination. Each Mi(xi, yi) has input parameter xi and output parameter yi, and is a member of the set of Verilog processes M P ( V ) , which is constructed by the following rules:
(1). t~ := e, or skip, or chaos, where no signal variables 
M , M' E M P ( V ) .
The signal-driven process D e represents a digital device which offers a set of services to its environment, each of them responds to a request from its environment via an input signal erj by running the. corresponding program M j , then putting the result to variable yj and delivering an acknowledgement through the output signal eaj afterwards.
Since the hardware and software components adopt different communication mechanisms, the interface component to tackle their interactions should enjoy a hybrid form and convert information between these two levels.
The Interface Component as a Protocol Converter
This section pursues the construction of the interface component. From the hybrid architecture mentioned above, we know that the interface component plays an essential role between the hardware and software as a protocol converter ([2]). Rather than construct the interface straightforwardly, we derive it indirectly from our original work by splitting the interface process into two parallel ones, which as well inspires us to obtain the complete set of partitioning rules from that in [ 131 without redefining them from scratch.
Protocol Converters
We define several protocol converters in this subsection, one of which will be adopted as the interface component between hardware and software within our partition framework.
First of all, we denote six sets that will be used frequently in following discussions: The protocol converters are defined as follows. 
Definition 4.1 (Protocol Converters) The process c-c(B,B') is a converter between two comniunicating protocols on B and B', respectively: C-C( B , B') =df
Similarly, the process s-s( E , E ' ) converts a signal-driven protocol concerned with signals on E into that with respect to signals on E': The two protocol converters to appear convert between protocols on two direrent levels. The process c-sv ( B , E ) converts a comniunicating protocol on B into a signaldriven protocol on E , whereas the process s-cv(E, B ) is the reverse. The data variables from V are used to hold the inforniation delivered by conimunication events:
Theorem 4.2 (Compositionality of Protocol Converters) Each of the protocol converters mentioned above is a parallel composition of other two. ( I ) . c-c(B, B') = c-sv(B, E ) 11 s-cv(E, B'), provided all variables in E and V are local ones only shared by c-sv(B, E ) and s-c\,(E, B'); provided all channels in B are local ones only shared by s-cv(E, B ) and c-sv(B, E ' ) ; provided channels in B' are only used to pegorm communication between c-c(B, B') and c-sv(B', E ) ; (2). s-s(E,E') = s-cv(E,B) 11 c-sv(B, E'), (3). c -s~( B , E ) = c-c(B,B') 1) c -s v ( B ' , E ) ,
Figure 2. Protocol converter and interface derivation (4). s-cv(E, B ) = s-s(E, E') 11 s-cv(E', B), provided variables in E' are only shared by s-s(E, E') and s-cv(E', B)
. U Theorem 4.2 explores the compositionality of protocol converters. As a by-product, it inspires us the way to derive the hybrid interface from the original one, and as well to compose the new hardware component under Verilog from that under C. 
Algebraic Proofs
We present the proofs for theorem 4.2 and 4.3 using program algebra in this subsection.
In addition to the algebraic laws mentioned in [ 13,7, 41, we investigate the following laws, which will be used in the proofs later on.
The first law is an expansion law for the hybrid programming language( [4] ).
HL1 (hgc-expan, hybrid guarded choice expansion)
Let G I = iiEI (Si; Pi), and G2 = ijEJ ( h j ; Q j ) , where gi and hj are of the form ch ! e, or ch ? x , or skip, or output event -+ ev, or input event @ev, for all i E I and j E J .
Let g and h denote the disjunction of all input event guards in G1 and G2, respectively. Then 
HL2 (eg-elim, event guards elimination)
Let P = G 0 (@ev; &), where G is a guarded choice, and ev is not a shared variable between P and its environment, then P = G. 0
where ev is not shared by the environment of P, and none of guards in G mentions ev, then P = skip; Q . 0
The following lemma is needed later in the proof of theorem 4.3. For brevity, we denote c-sv(B,E) as c-s and  s-cv ( E , B') as s-c. RHS 
( e r i ? x i ; ( (~e r i ; @ e a i ; c a i ! y i ; c-s 11 s-c)) [ s k i p { (hgc-expan), ( e g -e h ) , (self-trig)}
-
Partitioning Rules in the Hybrid Framework
This section aims to generate hardware/software partitioning rules within the hybrid framework from those ones in [ 131 by using protocol converters.
To specify the partitioning rules, we introduce a new predicate S p l i c ( S , C , c-sv, D F ) which is defined by:
where the predicate Split, is defined in [13] and is explained in section 2.
The following lemma is directly from theorem 4.3.
Lemma 5.1 We have Split,(S, C, D F ) implies S p l i g ( S , C , c-sv, D?).
Based on this lemma, we generate all bottom-up rules straightforwardly as follows.
Bottom-up Rule for Sequential Composition
Splig ( respectively by the laws in [13] .
Bottom-up Rule for Guarded Choice
Before presenting the top-down partitioning rules, we introduce some notations and abbreviations which will be frequently used in the forthcoming rules. 
For simplicity, from now on, we will always assume that
f o r i = 1,2, we define
2).
Given Now it's time to present the top-down rules in our new partitioning framework. 
Top-down
Top-down Rule for Guarded Choice
Conclusion
Hardware/software partition is a critical phase, and as well a challenging issue in hardwarelsoftware co-design process. One possible way is to cope with the specification of hardware, software and the interface between them separately, but this approach can hardly ensure that the composition of the three separate specifications satisfy the original requirement. In this sense, the co-specification of hardware, software and their interface has its superiority. In [ 131, we proposed a formal model for hardwarelsoftware partition within Occam algebra, in which a collection of provable partitioning rules have been explored. In that model, the interactions between hardware and software components appear very simple, due to the fact that they are both coded within the same high level communication language, which, on the other hand, reflects there exists a wide gap between our hardware component and the low level hardware description needed in later hardware synthesis phase.
In this paper, we refine the original partition approach and try to produce the hardware component coded directly in Verilog HDL. We adopt a hybrid partitioning framework, in which our partitioning process generates from the original system specification (a high level source program) three components: the software component in the high level communication language, the hardware component coded in Verilog HDL, and a hybrid interface component to cope with their interactions. Rather than construct partitioning rules in the new framework from scratch and then verify them, we introduce a set of protocol converters, from which we derive the new rules directly from the well-built ones in [13] , and generate the new interface component together with the new hardware component.
Such an approach owns at least two merits: firstly, the original proved partitioning rules in our former model can be reused, and the proofs for the new rules become straightforward; secondly, the new hardware component is directly coded in Verilog HDL, which will facilitate the compilation from it down to the low level synthesizable description. However, the further synthesis of the interface component is still a challenging issue, which should be part of our future work. As other future work, we shall reconfigure and reorganize the hardware component so as to optimize it and reuse its sub-components. Certain algebraic transformations shall be conducted to link our hardware component with the hardware specification to be compiled in [ 1 I] using Verilog algebra.
